


Stack Height Analysis for FinFET Logic and Circuit

Xinfei Guo & Qing Qin
May 8th, 2015



Outline

- Background & Motivation
- FinFET Design and Simulation Flow
- Stack Height Analysis
- A Case Study: A 64-bit Adder
- Conclusion & Future Work



FinFET (Tri-gate)

- Superior levels of scalability
- Relatively easy for fabrication
- Reduction of leakage
- Faster than the non-FinFET versions




Figure: K. Ahmed et al. "Transistor Wars - Rival architectures face off in a bid to keep Moore's Law alive"
IEEE Spectrum, 2011


Some Challenges of FinFET

- Width Quantization
- Watch your PDN and EM!
- Thermal Issues, Reliability Challenges
- Complex Gate Cap model
- Gear ratios (metal pitch vs. fin pitch)
- Little/No Body Effect → More complex cells / Higher fan-in
- ...



Research Questions

- Can we utilize this unique property to reduce the *logic depth* by increasing *fan-in*, thus improve performance?
- How many can we stack? What are the tradeoffs?



Previous Research


- The stack depth of 2 is highly preferred for FinFET circuit designs in the **sub/near-threshold** region.

V_{DD}		16-input AND		256-input AND		4096-input AND		
	Stack depth	2	4	2	4	2	3	4
0.3V	Area	160	212	2720	3604	43680	47697	57876
	Delay (ns)	0.0463	0.0480	0.0958	0.1031	0.1452	0.1496	0.1578
	ADP	7	10	261	372	6342	7135	9133
0.25V	Area	170	232	2890	3944	46410	52308	63336
	Delay (ns)	0.0787	0.0803	0.1647	0.1753	0.2503	0.2527	0.2702
	ADP	13	19	476	691	11616	13218	17113



Previous Research (cont'd)


- Based on their own model
- In near/subthreshold region
- Ignore wire capacitance
- P/N Drive Strength 2:1




FinFET FreePDK15

- Physical Design
- Layer Information, DRC works
- NanGate Cell
- No LVS rules and Models

P/N = 1/1



INVX1



SDFF

Simulation Flow

- Model: PTM Model (5 Technology Nodes)
- Simulation Flow: HSPICE or **Spectre**





Create
Symbol



Modify CDF
Parameter




Include
Model



PTM Model

- 72 Levels
- 4 Terminals (1 Floating)
- No body effect
- Sizing -> Change m



```
* Temporary parameter list file for ITRS 2011 ver2 models
.lib 20nm
.param vdd=0.9
.param vddp=-0.9
.param fin_height=28n
.param fin_width=15n
.param lg=24n
.endl


.lib 16nm
.param vdd=0.85
.param vddp=-0.85
.param fin_height=26n
.param fin_width=12n
.param lg=20n
.endl

.lib 14nm
.param vdd=0.8
.param vddp=-0.8
.param fin_height=23n
.param fin_width=10n
.param lg=18n
.endl

.lib 10nm
.param vdd=0.75
.param vddp=-0.75
.param fin_height=21n
.param fin_width=9n
```


Characterize the model

- An invert driving FO4 as load
- P/N=1:1
- $t_{plh}=49.9\text{ps}$, $t_{phl}=45.16\text{ps}$



FinFET FreePDK Tutorial

- Setup
- Layout
- HSPICE
- Spectre/UltraSim
- use ocean script



The screenshot shows a web page titled "FinFET FreePDK15 Tutorial". The page has a "Page" tab and a "Discussion" tab. The main content area lists the tutorial's contents, which are organized into sections and subsections. Arrows from the list items on the left point to specific sections in the tutorial content:

- Setup points to "2 Set up FinFET FreePDK15 in Cadence Environment at UVa"
- Layout points to "3 Stream in NanGate Cell in Cadence Environment"
- HSPICE points to "5 Simulate FinFET PTM model with HSPICE"
- Spectre/UltraSim points to "6 Simulate FinFET PTM model with Spectre"
- use ocean script points to "6.4 Step 4: Simulate with Spectre"

The tutorial content is as follows:

Page Discussion

FinFET FreePDK15 Tutorial



This tutorial is developed from ECE7332 Advanced VLSI and is maintained by

Contents [hide]

- 1 Introduction
- 2 Set up FinFET FreePDK15 in Cadence Environment at UVa
 - 2.1 Step 1
 - 2.2 Step 2
 - 2.3 Step 3
 - 2.4 Step 4
- 3 Stream in NanGate Cell in Cadence Environment
 - 3.1 Step 1
 - 3.2 Step 2
 - 3.3 Step 3
- 4 Use FreePDK15 with Cadence
- 5 Simulate FinFET PTM model with HSPICE
- 6 Simulate FinFET PTM model with Spectre
 - 6.1 Step 1: Create the symbol for pfet/nfet
 - 6.2 Step 2: Design the Finfet based circuit
 - 6.3 Step 3: Download the models
 - 6.4 Step 4: Simulate with Spectre
- 7 Release Notes


Body Effect?

- P/N=1:1 16nm
- Test Circuit: NAND, load cap=5fF
- Average Pull Down Current




16-AND Gate


■ P/N = 1:1



Stack=16




Stack=4



Stack=2


Simulation Result

■ Slow!



Wire Cap!

Add a cap at each internal node. $C_{wp}=50\text{fF}$




When wire cap dominates, higher stack design has a much better performance.



Is 50fF reasonable?

- Wire Capacitance
 - Coupling Cap
 - PTM Interconnect Calculator
- ## Calculator

$$C_{\text{total}} = C_{\text{top}} + C_{\text{bot}} + 2C_{\text{adj}}$$



N. Weste and D. Harris, "CMOS VLSI Design"

Dimensions	RLC
$W = 0.050 \text{ } \mu\text{m}$	$R = 10.999 \text{ Ohm}$
$s = 0.050 \text{ } \mu\text{m}$	$L = 0.004 \text{ nH}$
$l = 5 \text{ } \mu\text{m}$	$M12 = 0.003 \text{ nH}$
$t = 0.20 \text{ } \mu\text{m}$	$M13 = 0.002 \text{ nH}$
$h = 0.20 \text{ } \mu\text{m}$	$M14 = 0.002 \text{ nH}$
$K = 2.2$	$(k12 = 0.75$
	$k13 = 0.5$
	$k14 = 0.5)$
	$C_{\text{ground}} = 0.04746 \text{ fF}$
	$C_{\text{couple}} = 0.56906 \text{ fF}$
	$C_{\text{total}} = 1.23304 \text{ fF}$


<http://ptm.asu.edu/>



Delay vs. WireCap


- 16-AND Gate

- 5fF ~ 50fF



Delay vs. WireCap

■ 0-5fF




There must be an optimal stack height if accurate wire cap estimation is given.




4-bit Look Ahead Adder

- Radix-2 KSA: 26.84ps
- Radix-4 KSA: 29.89ps



Radix-2



Radix-4

16nm

Radix-4 is still slower? Why?




Gate Cap vs. Stack Height

- As we increase the stack size while keeping the same drive strength, size is increased proportionally.
- Tradeoff: Driven Gate Capacitance vs. Stack Height
- Wire Cap is not considered in this case




64-bit Kogge-Stone Adder



8 inputs

Radix-8




Radix-2





1 Stage vs. 2 Stages




- 1 Stage -> Total: 4 Stages
- 2 Stages -> Total: 8 Stages
- Radix 2 -> Total: 12 Stages




OR



Simulation Result




Area Overhead?




NAND2x1

NAND4x1



#: 100

= 5X





#: 321

The area is roughly 1.5 larger!




Tradeoffs

- Area vs. Stack Height
- Leakage vs. Stack Height
- Gate cap vs. Stack Height




Less leakage path?




Design flow



Fair estimation
of the
interconnect cap



Decide design
metrics (area,
leakage..)



Find the optimal
stack height


Conclusion

- Higher Fan-in FinFET design has potential of increasing performance
- At design phase, fair assumptions of wire cap are necessary.
- Adder Case Study: There is an optimal stack height
- Design Tradeoffs
- A post-layout simulation is necessary !!!



Discussions

- What if we don't always keep $P/N=1:1$?
tradeoff between Gate cap vs. Drive Strength?
- 3D-FinFET IC? Pros & Cons?



Thank you!




Illustration: Serge Bloch



A. Huang, "The Death of Moore's Law Will Spur Innovation", IEEE Spectrum, 2015

